Blame view
fr.femtost.disc.eclipse.sysml2vhdlams.atl/test/FlowPort2TerminalAndElectricalBranchQuantity_2_Test/expected.vhdlams
1.63 KB
f902ce56c Commit of projects |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 |
<?xml version="1.0" encoding="ISO-8859-1"?> <xmi:XMI xmi:version="2.0" xmlns:xmi="http://www.omg.org/XMI" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:vhdlams="http://www.femto-st.fr/disc/vhdlams.ecore"> <vhdlams:VAModel name="source"> <package name="source"> <designUnit xsi:type="vhdlams:Entity" name="Block1" architecture="/0/@package.0/@designUnit.1"> <property xsi:type="vhdlams:Terminal" name="m"> <type href="../../../fr.femtost.disc.eclipse.vhdlamslibrary/library/ieee.vhdl.xmi#//@designUnit.7/@designUnit.12"/> </property> <property xsi:type="vhdlams:Terminal" name="p"> <type href="../../../fr.femtost.disc.eclipse.vhdlamslibrary/library/ieee.vhdl.xmi#//@designUnit.7/@designUnit.12"/> </property> </designUnit> <designUnit xsi:type="vhdlams:Architecture" name="behav" entity="/0/@package.0/@designUnit.0"> <property xsi:type="vhdlams:BranchQuantity" plus_terminal="/0/@package.0/@designUnit.0/@property.1" minus_terminal="/0/@package.0/@designUnit.0/@property.0" across="/1"/> </designUnit> <designUnit xsi:type="vhdlams:Entity" name="Block2" architecture="/0/@package.0/@designUnit.3"/> <designUnit xsi:type="vhdlams:Architecture" name="behav" entity="/0/@package.0/@designUnit.2"> <statement xsi:type="vhdlams:ComponentInstanciation" name="block1" type="/0/@package.0/@designUnit.0" architecture="/0/@package.0/@designUnit.1"/> </designUnit> </package> <library name="IEEE"> <use name="electrical_systems"/> </library> </vhdlams:VAModel> <vhdlams:Variable name="v_p"/> <vhdlams:Variable/> </xmi:XMI> |